End-to-End competency in memory IP development cycle on both compiler and custom instances. Execution experience on cutting edge nodes; FinFet based designs and multi-patterned layouts.
Memory Development (SRAM, ROM, RF)
End-to-End competency in memory IP development cycle on both compiler and custom instances. Execution experience on cutting edge nodes; FinFet based designs and multi-patterned layouts.